

FAN7390

High-Current, High & Low-Side, Gate-Drive IC

Features

- Floating Channels for Bootstrap Operation to +600V
- Typically 4.5A/4.5A Sourcing/Sinking Current Driving Capability
- Common-Mode dv/dt Noise Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Matched Propagation Delay for Both Channels
- Logic (V_{SS}) and Power (COM) Ground +/- 7V Offset
- 3.3V and 5V Input Logic Compatible
- Output In-phase with Input

Applications

- PDP Sustain Driver
- HID Lamp Ballast
- SMPS
- Motor Driver

Description

The FAN7390 is a monolithic high- and low-side gate-drive IC, which can drive high speed MOSFETs and IGBTs that operate up to +600V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level shift circuit offers high-side gate driver operation up to $V_S = -9.8V$ (typical) for $V_{BS} = 15V$.

The UVLO circuit prevents malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The high current and low output voltage drop feature make this device suitable for the PDP sustain pulse driver, motor driver, switching power supply, and high-power DC-DC converter applications.



Ordering Information

Part Number	Package	Operating Temperature Range	Eco Status	Packing Method
FAN7390N	8-DIP	-40°C ~ 125°C	RoHS	Tube
FAN7390M	8-SOP			Tube
FAN7390MX				Tape & Reel
FAN7390M1	14-SOP			Tube
FAN7390M1X				Tape & Reel

 For Fairchild's definition of "green" Eco Status, please visit: http://www.fairchildsemi.com/company/green/rohs_green.html.

Typical Application Circuit




Figure 1. Application Circuit for Half-Bridge (Referenced 8-SOP/DIP)




Figure 2. Application Circuit for Half-Bridge (Referenced 14-SOP)

Internal Block Diagram




Figure 3. Functional Block Diagram (Referenced 8-SOP/DIP)




Figure 4. Functional Block Diagram (Referenced 14-SOP)

Pin Configurations




Figure 5. Pin Assignments (Top View)

Pin Definitions

8-Pin	14-Pin	Name	Description
1	1	HIN	Logic Input for High-Side Gate Driver Output
2	2	LIN	Logic Input for Low-Side Gate Driver Output
	3	V _{SS}	Logic Ground (FAN7390M1 only)
3	5	COM	Low-Side Driver Return
4	6	LO	Low-Side Driver Output
5	7	V _{DD}	Low-Side and Logic Part Supply Voltage
6	11	V _S	High-Voltage Floating Supply Return
7	12	HO	High-Side Driver Output
8	13	V _B	High-Side Floating Supply
	4, 8, 9, 10, 14	NC	No Connect

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_A=25^{\circ}\text{C}$, unless otherwise specified.

Symbol	Characteristics	Min.	Max.	Unit
V_S	High-Side Floating Supply Offset Voltage	V_B-25	$V_B+0.3$	V
V_B	High-Side Floating Supply Voltage	-0.3	625.0	V
V_{HO}	High-Side Floating Output Voltage HO	$V_S-0.3$	$V_B+0.3$	V
V_{DD}	Low-Side and Logic Fixed Supply Voltage	-0.3	25.0	V
V_{LO}	Low-Side Output Voltage LO	-0.3	$V_{DD}+0.3$	V
V_{IN}	Logic Input Voltage (HIN and LIN)	$V_{SS}-0.3$	$V_{DD}+0.3$	V
V_{SS}	Logic Ground (FAN7390M1 only)	$V_{DD}-25$	$V_{DD}+0.3$	V
dV_S/dt	Allowable Offset Voltage Slew Rate		50	V/ns
P_D	Power Dissipation ⁽¹⁾⁽²⁾⁽³⁾	8-DIP	1.25	W
		8-SOP	0.625	
		14-SOP	1.0	
θ_{JA}	Thermal Resistance, Junction-to-Ambient	8-DIP	100	$^{\circ}\text{C/W}$
		8-SOP	200	
		14-SOP	110	
T_J	Junction Temperature		+150	$^{\circ}\text{C}$
T_{STG}	Storage Temperature		+150	$^{\circ}\text{C}$

Notes:

- Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- Refer to the following standards:
 - JESD51-2: Integral circuits thermal test method environmental conditions - natural convection
 - JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages
- Do not exceed P_D under any circumstances.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V_B	High-Side Floating Supply Voltage	V_S+10	V_S+20	V
V_S	High-Side Floating Supply Offset Voltage	$6-V_{DD}$	600	V
V_{HO}	High-Side Output Voltage	V_S	V_B	V
V_{DD}	Low-Side and Logic Supply Voltage	10	20	V
V_{LO}	Low-Side Output Voltage	COM	V_{DD}	V
V_{IN}	Logic Input Voltage (HIN and LIN)	V_{SS}	V_{DD}	V
T_A	Operating Ambient Temperature	-40	+125	$^{\circ}\text{C}$

Electrical Characteristics

V_{BIAS} (V_{DD} , V_{BS})=15.0V, $V_S=V_{SS}=COM$, $T_A=25^\circ C$, unless otherwise specified. The V_{IL} , V_{IH} , and I_{IN} parameters are referenced to V_{SS}/COM and are applicable to the respective input signals HIN and LIN. The V_O and I_O parameters are referenced to COM and V_S is applicable to the respective output signals HO and LO.

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
POWER SUPPLY SECTION (V_{DD} AND V_{BS})						
V_{DDUV+} V_{BSUV+}	V_{DD} and V_{BS} Supply Under-Voltage Positive-going Threshold		8.0	8.8	9.8	V
V_{DDUV-} V_{BSUV-}	V_{DD} and V_{BS} Supply Under-Voltage Negative-going Threshold		7.4	8.3	9.0	
V_{DDUVH} V_{BSUVH}	V_{DD} and V_{BS} Supply Under-Voltage Lockout Hysteresis Voltage			0.5		
I_{LK}	Offset Supply Leakage Current	$V_B=V_S=600V$			50	μA
I_{QBS}	Quiescent V_{BS} Supply Current	$V_{IN}=0V$ or $5V$		45	80	
I_{QDD}	Quiescent V_{DD} Supply Current	$V_{IN}=0V$ or $5V$		75	110	
I_{PBS}	Operating V_{BS} Supply Current	$f_{IN}=20kHz$, rms value		530	640	μA
I_{PDD}	Operating V_{DD} Supply Current	$f_{IN}=20kHz$, rms value		530	640	
LOGIC INPUT SECTION (HIN, LIN)						
V_{IH}	Logic "1" Input Voltage		2.5			V
V_{IL}	Logic "0" Input Voltage				1.2	
I_{IN+}	Logic "1" Input Bias Current	$V_{IN}=5V$		25	50	μA
I_{IN-}	Logic "0" Input Bias Current	$V_{IN}=0V$		1.0	2.0	
R_{IN}	Input Pull-down Resistance		100	200		$K\Omega$
GATE DRIVER OUTPUT SECTION (HO, LO)						
V_{OH}	High-level Output Voltage, $V_{BIAS}-V_O$	No Load			1.0	V
V_{OL}	Low-level Output Voltage, V_O	No Load			35	mV
I_{O+}	Output High, Short-circuit Pulsed Current ⁽⁴⁾	$V_O=0V$, $V_{IN}=5V$ with $PW<10\mu s$	3.5	4.5		A
I_{O-}	Output Low, Short-circuit Pulsed Current ⁽⁴⁾	$V_O=15V$, $V_{IN}=0V$ with $PW<10\mu s$	3.5	4.5		
V_S	Allowable Negative V_S Pin Voltage for HIN Signal Propagation to HO			-9.8	-7.0	V
V_{SS-COM}	$V_{SS}-COM/COM-V_{SS}$ Voltage Educability		-7.0		7.0	V

Note:

4. This parameter guaranteed by design.

Dynamic Electrical Characteristics

V_{BIAS} (V_{DD} , V_{BS})=15.0V, $V_S=V_{SS}=COM=0V$, $C_L=1000pF$ and $T_A=25^\circ C$ unless otherwise specified.

Symbol	Characteristics	Test Condition	Min.	Typ.	Max.	Unit
t_{on}	Turn-on Propagation Delay	$V_S=0V$		140	200	ns
t_{off}	Turn-off Propagation Delay	$V_S=0V$		140	200	
MT	Delay Matching, HS & LS Turn-on/off			0	50	
t_r	Turn-on Rise Time			25	50	
t_f	Turn-off Fall Time			20	45	

Typical Characteristics




Figure 5. Turn-on Propagation Delay vs. Temperature




Figure 6. Turn-off Propagation Delay vs. Temperature




Figure 7. Turn-on Rise Time vs. Temperature




Figure 8. Turn-off Fall Time vs. Temperature




Figure 9. Turn-on Delay Matching vs. Temperature




Figure 10. Turn-off Delay Matching vs. Temperature

Typical Characteristics (Continued)




Figure 11. Quiescent V_{DD} Supply Current vs. Temperature




Figure 12. Quiescent V_{BS} Supply Current vs. Temperature




Figure 13. Operating V_{DD} Supply Current vs. Temperature




Figure 14. Operating V_{BS} Supply Current vs. Temperature.




Figure 15. V_{DD} UVLO+ vs. Temperature




Figure 16. V_{DD} UVLO- vs. Temperature

Typical Characteristics (Continued)




Figure 17. V_{BS} UVLO+ vs. Temperature




Figure 18. V_{BS} UVLO- vs. Temperature




Figure 19. High-Level Output Voltage vs. Temperature




Figure 20. Low-Level Output Voltage vs. Temperature




Figure 21. Logic High Input Voltage vs. Temperature




Figure 22. Low Input Voltage vs. Temperature

Typical Characteristics (Continued)




Figure 23. Logic Input High Bias Current vs. Temperature




Figure 24. Allowable Negative V_S Voltage vs. Temperature

Switching Time Definitions




Figure 25. Switching Time Test Circuit (Referenced 8-SOP)




Figure 26. Input/Output Timing Diagram




Figure 27. Switching Time Waveform Definitions




Figure 28. Delay Matching Waveform Definitions

Physical Dimensions





Figure 29. 8-Lead Small Outline Package (SOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>.

Physical Dimensions (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MS-001, VARIATIONS BA
- B. CONTROLLING DIMENSIONS ARE IN INCHES
REFERENCE DIMENSIONS ARE IN MILLIMETERS
- C. DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED
.010 INCHES OR 0.25MM.
- D. DOES NOT INCLUDE DAMBAR PROTRUSIONS.
DAMBAR PROTRUSIONS SHALL NOT EXCEED
.010 INCHES OR 0.25MM.
- E. DIMENSIONING AND TOLERANCING
PER ASME Y14.5M-1994.


N08EREVG

Figure 30. 8-Lead Dual In-Line Package (DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>.

Physical Dimensions (Continued)



January 2001, Rev. A
14sop225b_dim.pdf

Figure 31. 14-Lead Small Outline Package (SOP)








Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- | | | | |
|---|---|---|---|
| Build it Now™ | F-PFST™ | PowerTrench® | The Power Franchise® |
| CorePLUS™ | FRFET® | Programmable Active Droop™ |  |
| CorePOWER™ | Global Power Resource SM | QFET® | TinyBoost™ |
| CROSSVOLT™ | Green FPS™ | QST™ | TinyBuck™ |
| CTL™ | Green FPS™ e-Series™ | Quiet Series™ | TinyLogic® |
| Current Transfer Logic™ | GTO™ | RapidConfigure™ | TINYOPTO™ |
| EcoSPARK® | IntelliMAX™ |  | TinyPower™ |
| EfficientMax™ | ISOPLANAR™ | Saving our world, 1mV/W/KW at a time™ | TinyPWM™ |
| EZSWITCH™ * | MegaBuck™ | SmartMax™ | TinyWire™ |
|  | MICROCOUPLER™ | SMART START™ | µSerDes™ |
|  | MicroFET™ | SPM® |  |
| Fairchild® | MicroPak™ | STEALTH™ | UHC® |
| Fairchild Semiconductor® | MillerDrive™ | SuperFET™ | Ultra FRFET™ |
| FACT Quiet Series™ | MotionMax™ | SuperSOT™.3 | UniFET™ |
| FACT® | Motion-SPM™ | SuperSOT™.6 | VCM™ |
| FAST® | OPTOLOGIC® | SuperSOT™.8 | VisualMax™ |
| FastvCore™ | OPTOPLANAR® | SupreMOS™ | |
| FlashWriter® * |  | SyncFET™ | |
| FPS™ | PDP JPM™ |  | |
| | Power-SPM™ | | |

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 136